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[571 ABSTRAm 
A symbol lock detector for an incoming coherent digi- 
tal communication signal which utilizes a subcarrier 
modulated with binary symbol data, dk, and known 
symbol interval T by integrating binary values of the 
signal over nonoverlapping first and second intervals 
selected to be T/2, delaying the first integral an interval 
T/2, and either summing or multiplying the second 
integral with the first one that preceded it to form a 
value Xk. That value is then averaged over a number M 
of symbol intervals to produce a static value Y. A sym- 
bol lock decision can then be made when the static 
value Y exceeds a threshold level 6. 
pp. 72-89, NOV. 15, 1989. 
3 Claims, 6 Drawing Sheets 
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SYMBOL LOCK DETECTION IMPLEMENTED 
WITH NONOVERLAPPING INTEGRATION 
INTERVALS 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the contractor has elected not to retain 
title. 
This application is a continuation, application Ser. 
No. 07/934,078, filed Aug. 14, 1992, now abandoned. 
TECHNICAL FIELD 
This invention relates to symbol lock detectors for 
coherent digital communication systems after carrier 
and subcarrier synchronization has been achieved in a 
phase lock loop, and more particularly to lock detectors 
which may be implemented with a single integrator for 
processing nonoverlapping symbol intervals of an in- 
coming signal. 
BACKGROUND ART 
Deep space network @SN) receivers currently 
under development use phase locked loops (PLLs) to 
track the carrier, subcarrier, and symbol phase. Like 
most coherent receivers, the DSN receivers rely on 
lock detectors to provide the symbol lock status of its 
PLLs. Since carrier, subcarrier, and symbol synchroni- 
zation need to be achieved before any meaningful sym- 
bol detection can be initiated, symbol lock detectors 
play a vital role in the final decision of accepting or 
rejecting the detected symbols. In the past, symbol lock 
detectors have employed overlapping symbol intervals 
in their operations and therefore require two integrators 
operating over staggered time intervals. 
During operation, a loop is assumed to be locked 
when its lock indicator consistently has a positive status. 
The carrier and subcarrier lock detectors currently used 
in DSN receivers have already been analyzed. The 
present invention concerns the analysis of three new 
symbol lock detectors which simplify implementation 
for DSN receivers and two prior-art symbol lock detec- 
tors for comparison. 
Statement of the Invention 
In accordance with the present invention, an incom- 
symbol interval T=kt, where k is the number of data 
bits, and t is the data bit interval. 
The first integration output is processed and delayed 
a half symbol interval, T/2, for determining symbol 
5 lock by addition to or multiplication with the following 
integration output, where the processing of the first and 
second integration outputs is a squaring operation or an 
absolute value operation, and symbol lock is determined 
by addition of the processed second integration output 
10 to the processed first integration output delayed a half 
symbol interval and accumulating the sums. Symbol 
lock is then determined by repeatedly thresholding the 
accumulated sums every M symbol intervals. An alter- 
native arrangement for determining symbol lock is by 
15 multiplying the second integration outputs by the first 
integration output delayed a half symbol interval to 
obtain a signal power estimation, and after accumulat- 
ing signal power estimates over M symbol intervals, 
thresholding the accumulated estimates. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a functinal block diagram common to sym- 
FIG. 2a is a functional block diagram of a prior-art 
25 square-law symbol lock detector with integration of 
overlapping intervals (SQOD). 
FIG. 2b is a functional block diagram of a prior-art 
absolute-value symbol lock detector with integration of 
overlapping intervals (AVOD). 
FIG. 3a is a functional block diagram of a square-law 
symbol lock detector with integration of nonoverlap- 
ping intervals (SQNOD) in accordance with the present 
invention. 
FIG. 3b is a functional block diagram of an absolute- 
35 value symbol lock detector with integration of nono- 
verlapping intervals (AVNOD) in accordance with the 
present invention. 
FIG. 4 is a functional block diagram of a signal- 
power symbol lock estimator (SPED) with integration 
40 of nonoverlapping (first and second) halves of incoming 
signal symbols in accordance with the presnet inven- 
tion. 
FIG. Su and 5b are graphs of the probability density 
function of the output Y for the SQOD of FIG. 2a when 
45 symbol lock is not present and the output Y has a high 
SNR=5 dB and a low S N R =  - 5  dB, respectively. 
FIG. 6 is a graph of the probability of lock detection 
when T is an unknown constant over a decision interval 
for symbol lock detection of FIGS. 2a, 2b, 3u, 3b and 4. 
20 
bol lock detectors shown in FIGS. 2a through 4. 
30 
ing Signal that has undergone carrier and subcarrier (if 50 FIG. 7 is a graph of the probability of lock detection 
any) synchronization is processed to determine whether versus SNR when 7 is uniformly distributed and chang- 
or not symbol lock has also been achieved. The symbol ing from symbol to symbol for symbol lock detectors of 
data, dk, takes on the binary values of a pulse p(t) of a FIGS. 2a, 2b, 3u, 3b and 4. 
known duration, such as in a nonreturn-to-zero w z )  FIG. 8 is a graph of the probability of lock detection 
or Manchester code, where the probability of the data 55 versus S N R  when the false alarm rate is computed in 
having a + 1 is equal to having a - 1 (or 0) value, @e., the absence of a signal for symbol lock detectors of 
the data transition probability equals one halo. While FIGS. 2a. Zb, 3a, 3b and 4. 
the prior-art lock detectors employ two integrators for 
DETAILED DESCRIPTION OF THE 
INVENTION 
processing two overlapping symbol intervals, the lock 
detectors of the present invention require only one 60 
integrator for processing two nonoverlapping time in- The symbol lock detectors considered are divided 
tervals, e.g., integration of the last half of one (dk-1/2) into two groups. The detectors in the first group are 
and the first half (dk/2) of the next symbol interval, prior-art symbol lock detectors that process the over- 
followed by integration of the second half (dk/2) of the lapping outputs of two symbol data bit integrators, 
next and the first half (dk+ 1/2) of the following symbol 65 whereas those in the second group, which depart from 
interval, or the first half of each symbol interval fol- the prior art, use one integrator for two nonoverlapping 
lowed by the second half of each symbol interval. The intervals of an incoming signal to determine whether or 
receiver is assumed to have perfect knowledge of the not symbol lock has been achieved. 
5,452,33 1 
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The fvst group of symbol lock detectors employ 
either the squares of the two overlapping integrator 
outputs or the absolute value of the integrator outputs. 
The second group consists of three new lock detectors, 
two of which use the same mathematical operations of 
squaring or taking the absolute values of integration 
outputs of nonoverlapping half symbol intervals but 
only one integrator, while the third detector, which also 
uses only one integrator, does not include either squar- 
ing or absolute value operations, and instead functions 
as a signal power estimator by multiplying the two 
integration outputs of nonoverlapping half symbol in- 
tervals. 
The five lock detectors are compared based on the 
lock-detection probability as a function of the symbol 
SNR for a given false-alarm probability and a fixed 
observation interval. 
Although symbol lock detection has been addressed 
before [J. K. Holmes, Coherent Spread Spectrum System, 
New York John Wiley and Sons, 1982 and K. T. Woo, 
Shuttle Bit Synch Lock Detector Performance, TRW IOC 
No. SCTE 50-76-184/KTW,TRW Corporation, El 
Segundo, Calif., Apr. 5, 19761, the analyses have ne- 
glected the interdependence between symbol synchro- 
nizer bandwidth, and lock detector bandwidth. The 
symbol synchronizer bandwith refers to the one-sided 
loop noise bandwidth BL of the digital data-transition 
tracking loop [M. Simon, “An Analysis of the Steady- 
State Phase Noise Performance of a Digital Data-Tran- 
sition Tracking Loop,” JPL Space Programs Summaly, 
37-55, Vol. 3,  Jet Propulsion Laboratory, Pasadena, 
Calif., pp. 54-62, Feb. 28, 19691 used in the receivers. 
The lock detector bandwidth is defined as the fre- 
quency at which the lock detector provides a status 
signal of being in or out-of-lock. For example, the lock 
detectors considered here indicate loop status once 
every M symbols. Consequently, the bandwidth of 
these detectors is VMT, where T is the symbol interval. 
The probability of false alarm, Pfu, is defined in two 
5 
10 
15 
20 
25 
30 
35 
ways. In the classical sense, it is defined as the probabil- 40 
ity of declaring a signal (or target as in radar applica- 
tions) to be present when it is not present. In deep space 
applications however, it is more appropriate to define 
Pfu as the probability of declaring a loop to be in-lock 
when it is out-of-lock. That is, declaring the timing 45 
error to be zero (inlock) when the loop is slipping cycles 
and operating with a non-zero timing error (out-of- 
lock). 
In discussion below, the false alarm rate is shown to 
be drastically different depending on the definition 50 
used. In addition when the loop is slipping cycles, the 
false alarm rate is shown to depend strongly on the ratio 
of the lock detector bandwidth to the symbol loop 
bandwidth. For example, when the loop is slipping and 
~ /BL< MT the lock detectors operate with accept- 55 
able false alarm rates because there are several uncorre- 
lated samples of the timing error 1/r within the MT 
second decision interval. On the other hand, when 
~ / B L >  >MT the false alarm rates are unacceptable 
because the timing error is constant over several deci- 60 
sion intervals. Note that a good rule of thumb is to 
assume that the loop provides uncorrelated phase esti- 
mates every ~ / B L  seconds. As a result, the symbol tim- 
ing error at time t; is uncorrelated with the symbol 
timing error at time 9 when I ti-91 2 ~/BL. This article 65 
considers the special cases of l/BL=MT and I/BL=T. 
The first case is analyzed and simulated whereas, the 
second is simulated but not analyzed. When the thresh- 
4 
old is adjusted in the presence of noise only, the perfor- 
mance can be derived from the previous analysis by 
setting the signal amplitude to zero. 
Generic Description of Lock Detectors 
FIG. 1 is a block diagram showing the signal process- 
ing functions common to the symbol lock detectors 
analyzed and discussed below, including both prior-art 
lock detectors of FIGS. 2a and 2b, and new lock detec- 
tors in accordance with the present invention as shown 
in FIGS. 3a, 3b, and 4. The received signal is assumed to 
have been mixed with perfect camer and subcarrier 
local reference signals so that the input to the lock de- 
tectors is a baseband signal of the form 
40 =Ad@) + n(0  (1) 
where A is the signal amplitude and A2 is the received 
data power with 
(2) 
and where n(t) is the additive white Gaussian noise 
process with a single-sided power spectral density 
(PSD) N o  (Watts/Hz). The data symbol dk takes on the 
binary value + 1 and - 1 (or 0) with equal probability, 
and p(t) is the received data pulse shape of duration T 
seconds. For comparison purposes, only the NRZ pulse 
is considered in the analysis but the results can be ex- 
tended to any pulse shape, such as Manchester encoded 
data. The receiver is assumed to have perfect knowl- 
edge of T, but not the symbol epoch, Le., the receiver 
has estimated perfectly the symbol rate but not neces- 
sarily the start and end of the symbols. 
The signal processing functions for the symbol lock 
detector 10 in FIG. i depend on the processing of inte- 
gration outputs in the detector. Its output Xk is at the 
symbol rate and typically many samples of Xk are aver- 
aged in an accumulator 12 to obtain the decision statistic 
Y compared in a block 14 with a threshold value 6. If Y 
is greater than the threshold 6, the loop is declared to be 
in-lock, otherwise it is declared to be out-of-lock. 
The symbol timing error (parameter) r in FIG. 1 is 
the phase error between the symbol phase and the phase 
estimate provided by the symbol synchronizer. The 
in-lock case is analyzed by setting the timing error r to 
zero. In practice, the error is not identically zero, but it 
is a very small value. When there is a signal present, the 
out-of-lock model for r depends on the relation between 
BL and l/(MT). When BL= l/(MT), r is modeled as an 
unknown constant over a decision interval (MT sec- 
onds) but independent and uniformly distributed from 
one decision interval to the next. 
Alternatively, when BL= lT, the timing error is mod- 
eled as constant over a symbol interval, T, but indepen- 
dent and uniformly distributed from symbol to symbol. 
In this case, if the decision time MT> >T (as it usually 
is), each decision statistic encompasses the entire range 
of T. When there is no signal present, the model of r is 
irrelevant because the out-of-lock performance is inde- 
pendent of r. 
The respective prior-art and new detectors consid- 
ered and compared below are the square-law detector 
with overlapping (SQOD) and non-overlapping 
(SQNOD) integrators shown in FIGS. 2a and 3a, the 
absolute-value detectors with overlapping (AVOD) 
and non-overlapping (AVNOD) integrators shown in 
d(f) = f d d t  - k3) 
k = - m  
5.452.331 
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FIGS. 26 and 36, and fmally the new signal power 
estimator detector (SPED) shown in FIG. 4. 
In the prior-art SQOD detector, FIG. 2a, the input 
signal r(t) is integrated over two symbol periods by two 
integrators 21 and 22: one in phase with the estimated 
symbol interval and the other staggered by half a sym- 
bol duration. The resulting inphase and quadraphase 
samples I k  and Qk are correlated due to the overlapping 
intervals. The quadrature samples I k  are squared in a 
processor 23 and-delayed a half symbol period by a 
delay element 24 while the samples Qk are squared in a 
processor 25. The delayed (Ik)2 and the undelayed (Qk)2 
samples are then combined in a summing circuit 26 to 
form an output Xk which are averaged in an accumula- 
tor 27 to obtain the decision statistic Y which is then 
compared with a predetermined threshold 6 in a detec- 
tor 28 to reach a lock decision. The prior-art AVOD 
detector, FIG. 2b merely replaces the squaring opera- 
tions in FIG. 20 with absolute value operations in 
blocks 23’ and 25’. Hence, the I and Q samples of the 
prior-art AVOD detector are also correlated. 
The new SQNOD detector, FIG. 3a, processes the 
integration outputs of nonoverlapping half symbol in- 
tervals from a single integrator 30. A single squaring 
operation in block 31 produces the square of the inte- 
gration outputs from both halves of a symbol interval, 
6 
ceiver,” TDA Progress Report 42-99, Vol. July-Sep- 
tember 1989, Jet Propulsion Laboratory, Pasadena, 
Calif. pp. 72-89, Nov. 15, 19891. The out-of-lock perfor- 
mance is measured by the probability of false alarm, Le., 
5 the probability of declaring the loop as locked when it 
is not locked. The out-of-lock performance in the pres- 
ence of a signal is analyzed for the case BL= l/(MT). 
Note that, in that case, the timing error 7 is independent 
from one symbol to another and the decision is per- 
10 formed after averaging a number, M, of symbols. On the 
other hand when BL=I/(MT), T is an unknown con- 
stant during a decision interval and independent from 
one decision to the next. Setting M= 1 in the latter case 
would imply a decision every symbol, which is funda- 
l5 mentally different from the case BL= 1/T decision 
using M symbols. Hence, the performance when 
B L = ~ / T  cannot be derived from the case of 
BL= l/(MT), simply by setting M= 1. The out-of-lock 
performance when there is no signal present is also 
In this discussion, only the final equations are shown. 
Derivations of these equations are set forth in the vari- 
ous appendices A through F for all five symbol lock 
detectors SQOD, SQNOD, AVOD, AVNOD and 
25 SPED which, by this reference, are hereby made a part 
2o analyzed. 
- 
symbol interval integration outputs sending the first half 
through a delay element of half a symbol interval and 
the second half directly to a summing circuit 34. Its 30 
hereof. In all cases, the decision statistic can be ex- 
intervals given by the equation 
and a mult$exer 32 *parates the and second half pressed as the average of samples Xk Over M symbol 
(3) output Xk is then averaged in an accumulator 35 and its y=- Y X k  
output, and the decision statistic Y is compared with a M k=l 
threshold 6 in a detector 36. As before, replacing the 
squaring operations in FIG. & with absolute value Note that the random variable Xk is peculiar to each 
operations in block 31’ yields its counterpart the 35 detector. When the th ing  offset T=O, the adjacent 
AVNOD detector shown in FIG. 36. The integrator Samples Xk and Xk+ 1 are correlated in the two prior-art 
outputs in these cases are uncorrelated because the inte- detectors (SQOD and SQNOD), whereas for the three 
grated intervals are nonoverlapping. new detectors (AVOD, AVNOD and SPED) they are 
The SPED detector shown in FIG. 4, which also uses uncorrelated. In all cases, the random variable Xk is not 
a single integrator 40, was considered for symbol lock 40 Gaussian due the nonlinear operations on hand  Qk. For 
detection because it already existed as part of a split large M, the random variable Y is modeled as Gaussian 
symbol moment S N R  estimator [IC. T. Woo, supra] in due to the Central Limit Theorem (CLT). The CLT 
DSN receivers used for S N R  estimation. The inphase theorem applies to the sum of correlated random vari- 
(Ik) and quadraphase (Qk) integration outputs of the ables when none of the variables being summed or mul- 
SPED are obtained by integrating the received signal 45 tiplied dominates over the others [D. Fraser, Non-Para- 
Over the respective first and second halves of a symbol metric Methods in Statistics, New York: John Wiley and 
interval and separating them by a multiplexer 41. Since Sons, 19571. This model for Y is justified by simulation 
the noise in the f i t  and second half are independent, results. The probability of lock detection is the probabil- 
delaying the inphase integration output, I&, in a delay ity that the Gaussian random variable Y surpasses the 
element 42 and then forming the product of Ikand Qkin 50 threshold 6. Hence, it is given by 
a multiplier 43 and averaging over number, M, of sym- 
bo1 intervals in an accumulator 44, provides as a deci- 
sion statistic Y an estimate proportional to signal power 
which is then compared to the value 6 in a threshold 
detector 45 to provide a lock decision. 
Performance Analysis 
In-lock performance is measured in terms of the prob- 
ability of declaring a phase-locked loop (PLL) as being 
symbol locked when there is no timing error, i.e., the 60 
probability that the decision statistic Y is greater than 
(4) 
55 
where py and wy2are the mean and variance of Y when 
T is exactly zero. Using the definition of the error func- 
tion 
( 5 )  
e f ix )  4 e J exp (-12)dt 
one has 
the threshold value 6 when T=O. Note that T=O, or no 
phase tracking error, is equivalent to setting the symbol 
synchronizer loop SNR to infinity. The degradation in 
detection probability due to timing jitter (non-infinite 65 
loop SNR) is minimal and has been addressed in the 
case of carrier lock detectors [A. Mileant and S. Hinedi, 
“Costas Loop Lock Detection in the Advanced Re- 
0 
7 
-continued 
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or 
where SNRD denotes the detector S N R  defined by 
2 
SNRD 4 (5) 
The threshold 6 is chosen to maintain a fvred proba- 
bility of false alarm. The probability of false alarm is the 
probability that the out-of-lock decision statistics do not 
surpass the threshold. Hence, it is given by 
where fo(Y) is the out-of-lock density of Y. The thresh- 
old 6 is computed by solving Eq. (9) for a fmed Pfa 
When there is a signal present and BL=~/(MT), the 
statistic Y is no longer Gaussian and fo(Y) must be 
obtained numerically or by simulation as shown below. 
When there is no signal present, the CLT can be in- 
voked and the out-of-lock decision statistic can be mod- 
eled as Gaussian. This model is verified by simulations 
below. In this case, Eq. (9) can be written as 
5 
10 
15 
20 
25 
30 
35 
40 
where pyo and 
the decision statistic Y. The threshold 6 is given by 
the out-of-lock mean and variance of 
45 
(11) 
6 = UYOY + PYO 
where Y=erf-1(1 -2Pfa). Substituting Eq. (11) into 
Eq. (6) relates the probability of detection to the no 
signal (classical) false alarm rate, namely, 
50 
The next five subsections derive the in-lock and out- 
of-lock mean and variance for all five detectors SQOD, 60 
SQNOD, AVOD, AVNOD and SPED for compari- 
son. 
(1). Square-Law Lock Detector with Overlapping Inter 
vals (SQOD) 
The SQOD detector is shown in FIG. 2a. For the 
input given by Eq. (l), the inphase integrator output is 
given by 
65 
and the quadraphase integrator output is given by 
(14) 
where T is limited to the interval [O,T], and where 
Since n(t) is a white Gaussian process with one-sided 
PSD No, the Nj’s are independent Gaussian random 
variables with mean zero and variance ~n’=(NoT)/4. 
The samples xk=I,$-Qk2 and summing M of them 
yields Y. From Appendix A, the in-lock mean and vari- 
ance of Y are given by 
TsNoT 
PY=-  
and 
2 
2 ( M -  I ) ( -? -+) ]  
The out-of-lock mean and variance when there is a 
signal present and T is an unknown constant over a 
decision interval (BL= l/(MT)) are given by 
py0 = 0.0 (19) 
Z (20) 
u%o = ($) [ M ( -  + 3 +a>+ 2(M - 1) X 
where qs denotes symbol signal-to-noise ratio and is 
defined as 
9 
5,452,33 1 
10 
-continued 
A A ~ T  
9 s  = - NO 
Setting A=O in Eq. (20) and substituting the result in 5 
Eqs. (19) and (20) yields the out-of-lock mean and vari- 
ance in the no signal case. Hence, the no signal mean is 
zero but the no signal variance is given by 
10 
(2). Absolute-Value Lock Detector with Overlapping 15 
Intervals (AVOD) 
For the AVOD detector shown in FIG. 2b, absolute 
values are used instead of squares. The expressions for 
I k  and Qk given by Eqs. (13) and (14) are still valid but 
now xk= I Ik l -  I Qk I. From Appendix B, the in-lock 20 
mean and variance are given by 
where 
and 
The out-of-lock mean and variance when there is a 
signal and 70 is constant over M symbols are given by 
pyo = 0.0 
and 
The functions Fi, Gi and Hi in Eqs. (28) through (3 1) 
are defined in Appendix B and plotted in FIG. B.l 
versus q5. Setting q5=0 in Eqs. (28) through (31) yields 
the out-of-lock statistics in the no signal case. The no 
signal mean is zero but the variance is given by 
45 
50 
55  
60 
65 
(3). Square-Law Lock Detector with Nonoverlapping 
Intervals (SQNOD) 
The SQNOD detector is shown in FIG. 2b.For the 
input of Eq. (l), The inphase and quadraphase integra- 
tor outputs are given by 
and 
(33) 
11 
-continued 
5,452,33 1 
12 
-continued 
The noises Nl(k) and N2(k) are given by Eqs. (15) and 
(16) after changing the integration limits to those in Eqs. 
(33) and (34) . As a result, they are independent Gauss- 
ian random variables with zero mean and Variance 15 The out-of-lock mean and variance when there is a 
Cn2=(N0T)/4. The sample x k  is the difference of the signal present and T an unknown constant over MT 
squares (i.e. , Xk=I$-Q$). From Appendix D, the seconds is given by 
in-lock mean and variance of Y are given by 
30 unknown constant over M symbols, one obtains 
e$ (e)( 7)- 1 + 311s exp (- +) x 
pyo = 0.0 (37) 
and 
(38) 35 
When there is no signal present the out-of-lock mean is 
zero and the variance is given by setting g = O  in Eq. 
(38) . Consequently, the no signal out-of-lock variance 45 
is 
exp(--$)x e $ ( @ ) (  8\2, 1 )+,> 
where the function Z is defined in Appendix E and 
For the out-of-lock case with no signal, the mean is 
50 zero and the variance is obtained by setting qs=O in 
Eqs. (43) through (45). Hence, the out-of-lock variance 
is given by 
(39) plotted in FIG. B.2. 
= 0) = ( T ) (  ~ ~ 2 ~ 2  *) 
(4). Absolute-Value Lock Detector with Nonoverlap- 
ping Intervals (AVNOD) 
This detector shown in FIG. 3b is the same as the 
SQNOD detector shown in FIG. 3a with the squaring 55  
operations replaced by absolute value operations. 
Hence, Eqs. (32) and (33) for Ik and Qk are valid but 
now Xk= I I k  1 - I Qk I. From Appendix E, the in-lock 
statistics for Y are given by 
(46) 
2 N*T 
ryo(lls = 0) = 7 (+ - *) 
(5). Signal-Power Estimator Lock Detector (SPED) 
In the detector shown in FIG. 4, denote the integra- 
6o tions over the first half of the assumed symbol interval 
as I k  and the second half as Qk. Then, the I k  and Qk 
samples are given by 
(40) 
.=ET[ f2 A T  (47) 65 Ik = dk-i- + Nl(k) 
exp (- F)- 1 
and and 
5,452,33 1 
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where, in all five detectors, the signal term skis random 
and uniformly distributed because T is a uniformly dis- 
tributed random variable. The density of the noise nk 
depends on the detector being implemented. Summing 
5 M samples of xk, where x k  is at the symbol rate in all 
Cases, yields the decision variable Y. Since 7 is constant 
over the sum, at high SNR (i.e., for strong signal levels) 
the density function of Y approaches a uniform distribu- 
tion as shown in FIG. Sa. However, at low SNR the 
(49) 10 noise term dominates and the density of Y is Gaussian 
due to the central limit theorem as shown in FIG. 5b. 
The density in FIGS. Sa and 5b was obtained via nu- 
merical integration as well as simulation. Both methods 
are seen to agree very well. The numerical method 
15 computed the density function of Y, f(y), by averaging 
over T the conditional pdf f(y/~).  The latter is Gaussian 
with mean and variance both a function of T. The simu- 
-continued 
(48) 
Qk = dkA ($ - 7 ) .  dk+lA7 + N2W) 
and Xk=IkQk. From Appendix F, the &lock mean and 
variance of Y are 
W o T  
P Y ' T  
and 
v+=(L5g)(3+) 
VO) 
The out-of-lOck case with lation method computed the histogram of Y and then 
variance when Over sYmbO1s given set f(y) = p ( y  -A EYz y + A)]/& where A is the size of 
present has mean and 
20 a histogram bin. The histograms were generated using 
1,00,OOO million symbols which corresponds to 10,000 
FIG. 6 compares the probability of detection perfor- 
mance of all five detectors for M= 100 and Pfaz0.25. 
25 Note that the overlapping detectors SQOD and 
AVOD, which are identical except for the squaring and 
absolute value operations, have nearly identical perfor- 
high SNR, whereas the SQoD is slightly better at low 
30 SNR. The non-overlapping detectors SQNOD and 
AVNOD also have nearly equal performance. Once 
again, the absolute value operation yield better results at 
higher SNRs. The signal level estimator (SPED) is 
better than the non-overlapping detectors but worse 
35 than the overlapping detectors. The probability of de- 
tection results in FIG. 6 change when Pfa or M change. 
For example, increasing the observation interval in- 
creases the detection probability because it increases the Discussion and Simulation Results detector SNR=(F,?/CT~~). Accepting a higher false 
Digital simulation was used to verify the foregoing 40 alarm rate increases the probability of detection because 
analysis. In the out-of-lock state for a long-time constant it lower the threshold 6. In generating these curves, 
BL= MMT), the symbol timing error T is modeled as 50,000 symbols were simulated for each value of SNR. 
constant over a decision interval (MT seconds) but Since there are 100 symbols/decision, the detection 
independent and uniformly distributed over the collec- probability for a given SNR is based on 500 decisions. 
tion of all decision intervals. The timing error in the 45 In the out-of-lock state for a short-time constant 
in-lock state is modeled as being zero. Although the (BL=~/T),  the symbol timing error z is modeled as 
special case of r constant over M symbols was analyzed uniformly distributed random variable that changes 
for performance comparison purposes, it is not advis- independently from symbol-to-symbol. For this case, 
able to operate a practical system under these condi- the probabilities of detection for all five detectors are 
tions due to unacceptable false alarm rates. This case 50 computed by simulation for M= 100, Pfa= I0-2and the 
has higher than usual false alarm rates because the deci- threshold 6 is set according to Eq. (1 1). The false alarm 
sion statistic for small values of T is not significantly rate was verified by simulation. The results are plotted 
different from the statistic for T=O. As a result, the in FIG. 7 versus symbol energy-to-noise ratio qs. In 
out-of-lock states corresponding to small values of T are these computer simulations, the detection probability 
frequently declared to be in-lock because they are mis-  55 for a given SNR is based on 40,000 decisions. 
taken for the case when T=O. This problem can be The results show that, the AVOD performs slightly 
ameliorated by lengthening the observation time rela- better than SQOD at high SNR, whereas they seem to 
tive to the time constant of T (i.e., shortening the time perform identically at low SNR. The nonoverlapping 
constant of 7). In practice, it is recommended that the detectors SQNOD and AVNOD also have nearly equal 
observation time be at least ten times longer than the 61 performance at low SNR, but AVNOD performs about 
time constant of T. As noted above, the out-of-lock 1 dB better for values of symbol SNR higher than -4 
density function for Y in this case is not Gaussian. Con- dB. As far as the SPED, it performs about 2 dB worse 
sider the decision statistic Y when the loop is out of lock than the overlapping detectors and 3 dB better than the 
and T is constant over M symbols. In general, it can be other two nonoverlaPPing detectors. Also by simda- 
written as 65 tion, the false-alarm rate that was used in setting the 
threshold was verified. 
In the situation of no signal, i.e., when there is no 
signal present as distinguished from the case when there 
IlsNoT (51) decisions (Y's), since there are 100 symboWdecision. 
PYO = 8 
and 
(52) 
+ M M  - 0192 ''' ] 1 mance. As expected, the AVOD is slightly better at N ~ ~ T ~  C M (  5 3  + ;2 + 12 4 0  = 7
As before, the out-of-lock variance in the no signal case 
is given by 
(53) 
~ ~ 2 ~ 2  
a2y(7ls = 0) = (?i.->( +) 
Xk=SdT)+nk+SA<7)nk (54) 
5,452,33 1 
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is a signal and T=O, the out-of-lock statistic is Gaussian 
with zero mean and the in-lock statistic is Gaussian with 
non-zero mean. Probability of detection results are com- 
pared in FIG. 8. Interestingly, the performance of the 
overlapping and nonoverlapping detectors are grouped 5 
together, but the signal level detector (SPED) now has 
the best performance. The interdependence between Pd, 
p k = d I k 2 } -  &kZ) (‘4-1) 
where ELk=E{Xk}. 
(A-2) 
vUr(xk) = d [ I k 2  - Qk2I2} - E2{Ik2 - Qk2> 
Pfu and M is the same as in the other two cases. = d I k 4  + Qk4 - 21k2Qk2) - p k 2  
10 Conclusion 
The performance of two prior-art symbol lock detec- 
tors shown in FIGS. 2a and 2b have been compared 
with three new ones shown in FIGS. 3s 3b and 4. They 
are the square-law detector with overlapping (SQOD) 
compared with nonoverlapping (SQNOD) integrators 15 
and others, the absolute value detectors with overlap- 
ping (AVOD) compared with nonoverlapping (AV- 
NOD) integrators and others, and the signal power 
estimator detector (SPED) compared with all others. 
The analysis considered various scenarios when the 20 
observation interval is much larger or equal to the sym- 
bol synchronizer loop bandwidth, which has not been 
considered in previous analyses. Also, the case of 
threshold setting in the absence of signal was consid- 
ered. The analysis has shown that the square-law detec- 25 
tor with overlapping integrators (SQOD) outperforms 
all others when the threshold is set in the presence of a 
signal, independent of the relationship between loop 
bandwidth and observation period. The square-law 
detector and absolute-value detector with overlapping 30 
integrators outperformed corresponding detectors with 
nonoverlapping integrators, but implementation of the 
SQOD and AVOD require two separate integrators 
since both integrators must operate at the same time due 
to overlapping, whereas the SQNOD and AVNOD 35 
symbol lock detectors may use a single interval since 
the separate integration operations required do not 
overlap in time. On the other hand, the signal-power 
estimator detector (SPED) outperforms all others when 
the threshold 6 is set in the presence of noise only, and 40 
it requires only a single integrator for implementation. 
The covariance of Xk, with Xk+j is 
c O v ( x b x k + j  = &kZIk+l2} + d.Qk2Qk+:> - 
&k2Qk+,?) - &k+?Qk2)-PkPk+j (A-3) 
When the loop is in lock, Eqs. (A-I) through (A-3) are 
evaluated with T set to zero in Eqs. (A-IO) through 
(A-18). Hence, the in-lock moments of Xk are given by 
vUr(xk) = - Alp + 8A2T2un2 + 12un2 
and for jZ2, this can be shown to be 
CUV(&xk+j) = 0 (A-6) 
When the loop is out-of-lock, T is modelled as a uni- 
form random variable. Using this model for T in Eqs. 
(A-10) through (A-IS) and substituting the results into 
Eqs. (A-1) through (A-3) give the out-of-lock moments 
of Xk. Namely, (where the additional subscript 0 de- 
notes out-of-lock), 
Appendix A 
Derivation of the Mean and Variance of the SQOD 
and for jZ2, this can be shown to be 
A 4 9  (A-9) 45 The inphase and quadraphase integrator outputs are 
given by Eqs. (13) and (14), respectively. The output of c O V o ( x k ~ k + j )  = 7 
the lock detector Xk= I,$ -Qk2. Consequently, 
The following equations were used to compute the 
variance of Xk and covariance of Xk with Xk+ 1 :  
€{Ik4) = A 4 ( p  - 4T%{7) + 1 2 T 2 ~ { ~ 2 )  - 1 6 T ~ { 7 ~ }  + 8 € { ~ ~ } )  + A2crn2(12T2 - 24T&} + 2 4 6 { ~ ~ ) )  + nun4 
(A-10) 
(A-1 1) 
(A-12) 
(A-13) 
17 
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-continued 
(A-14) 
(A-15) 
(A-16) 
(A-17) 
(A-18) 
Appendix B 
Derivation of the Mean and Variance of the AVOD 5o 
where p ( ~ )  is the probabilty density function of the 65 
variable 7. 
The following equations were used to compute the 
variance of Xk and the covariance of Xk with Xk+l:  
19 
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where c e l/(2dqs), the ni’s are normal independent 
random variables with zero mean and unit variance, and 
u is a uniform random variable in the range [0, 11. These 
functions have been computed as follows: In the F func- 
tions, the expectation with respect to u is carried over 5 
the entire region [O, I], while in G and H functions, the 
expectation is carried over [0, $1 and [$, 11, respectively. 
Appendix C 
Derivation of the Mean for the Random Variable 
In+b.r+c[ 
Let n be a normal random variable with zero mean 
and variance u2, 7 a uniform random variable over (0, 
T), and c any constant. Then, 
10 
15 
20 The above integral can be easily evaluated by breaking 
it into two integrals over the two regions (- m , -c) 
and (-c, m) to obtain 
For a fmed 7, one can write 
d l n  + br + el) = 
30 
(C-3) 
Unconditioning over T yields 
which, after integration by parts, leads to 
22 
Also, by simple manipulation, it can be shown that 
Appendix D 
Derivation of the Mean and Variance of the SQNOD 
The samples Ikand Qkare given by Eqs. (33) and (34). 
The moments of Xk, are given by Eqs.  (A-1) through 
(A-3). Using Eqs. (D-7) through (D-10) with T=O and 
Eqs. (A-2) and (A-3) yields the in-lock variance. 
Namely, 
The covariance can be shown to be, for j B  1, 
C O V ( ~ k & + j ) = o  (3-2) 
Similarly, with T modelled as uniform over [0, T/2] in 
Eqs. (D-7) through (D-lo), the out-of-lock moments are 
found. Hence, 
The out-of-lock covariance can be shown to be, for 
jZ1,  
\ 1 
By applying the above expression, one gets 
The following equations are used in computing the 
variance of Xk: 
23 
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u is a uniform random variable in the range (0, 1). In Z, 
the expectation with respect to u is over the range EO, $1. 
Appendix F 
Derivation of the Mean and Variance of the SPED 
Appendix E 
Derivation of the Mean and Variance of the AVNOD 3o 
By following the same procedure as in Appendix B 
and by using 
f 
and 
(E-3) 
one obtains Eqs. (40) through (45) after using the results 
of Appendix C and lengthy manipulations. The function 
Z in Eq. (45) is defined as 
Z(VJ eel{  I (u +cw)(u +cn2) I 1 (E4 65 
The samples Ik, and Qk are given by Eqs. (47) and 
(48). The output of the lock detector is xk=IkQk. It is 
straightforward to show that 
where c 1/(2dqX), the n/s are normal independent 
random variables with zero mean and unit variance, and 
5,452,331 
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verlapping first and second integrals over succes- 
sive intervals, each integral selected to be over an ~ 2 ~ 2  A ~ T  
interval T/2, 
a single means for squaring each of said first and 
@c{T} T2c{& F2) 5 second integrals of each of said pairs of integrals in 
sequence, thereby producing first and second 
squared integrals, 
means for delaying said first squared inteqral with 
respect to said second squared inteqral by said 
means for summing said first squared integral delayed 
by delay means and said second squared integral to 
produce a value xk, 
means for multiplexing said first squared integral to 
said delay means and said second squared integral 
to summing means, thereby forming a sum of said 
first squared integral delayed by said delay means 
and said second squared integral that is said value 
We claim: 2o means for averaging said value x k  over a number of 
1. A symbol lock detector for use in coherent digital symbol intervals to produce a statistic value y, and 
communication systems after synchronization of a car- means for thresholding said value at a level 
E to produce a symbol lock decision when said rier and any subcarrier has been achieved, where sym- 
25 statistic value y exceeds said level E .  bo1 data, dk, takes on binary values with equal probabil- 
3. A symbol lock detector for use in coherent digital ity, and symbol interval, T, is known, comprising 
(F-1) 
&k} = 4 - C(7) 
e{Xk2} = A4 (G -  
- Te{7} + 2e{& 
lo interval T/2, 
(F-3) 
l5 7 = 0  
c O y ( x k x k + j ~  = 
Equations (49) and (50) follow after letting T=O in Eqs. 
(F-1) through (F-3). Equations (51) and (52) follow by 
letting T be uniform over [0, T/2]. x k, 
a single integrator for continuousl~ integrating an 
Pairs Of nono- 
Over succes- 
co-unication systems after syncho&ation of a car- 
rier and any subcarrier has been achieved, where sym- 
bol data, dk, takes on binary values with equal probabfi- 
incoming signal to in sequence 
verlapping first and second 
sive intervals, each integral selected to be over an 3o ity, and symbol interval, T, is 
interval T/2, 
means for delayinq said first inteqral of each of said 
pairs of integrals for said interval, T/2, in transmit- 
ting said first inteqral of each of said pairs of inte- 
grals, 
means for multiplying said first integral delayed by 35 
delay and said second integral of each of 
said pairs of integrals to produce a value Xk, 
means for multiplexing said first integral of each of 
said pairs of integrals to said delay means and for 
pairs of integrals directly to said means for multi- 
plying, thereby providing for multiplication of said 
first integral of each of said of integrals by 
said second integral of each of said pairs of inte- 
grals, 45 value inteqral to produce a value Xk, 
means for averaging said value xk Over a number of 
symbol intervals to produce a statistic value y, and 
means for thresholding said statistic value y at a level 
E to produce a symbol lock decision when said 
statistic value y exceeds said level E .  
2. A symbol lock detector for use in coherent digital 
communication systems after synchronization of a car- 
rier and any subcarrier has been achieved, where sym- 
bol data, dk, takes on binary values with equal probabil- 
ity, and symbol interval, T, is known, comprising 
a single integrator for continuously integrating an 
comprising 
a single integrator for continuously integrating an 
incoming signal to form in sequence pairs of nono- 
verlapping first and second integrals over succes- 
sive intervals, each integral selected to be over an 
interval T/2, 
a single means for forming the absolute value of each 
of said first and second integrals of each of said 
pairs of integrals in sequence, thereby producing 
first and second absolute-value integrals, and 
means for delaying said first absolute-value inteqral 
with respect to said second absolute-value inteqral 
by said interval T/2, 
means for summing said first absolute-value integral 
delayed by delay means and said second absolute- 
means for multiplexing said first absolute-value inte- 
gral to said delay means and said second absolute- 
value integral directly to said summing means, 
thereby forming a sum of said first absolute-value 
integral delayed by said delay means and said sec- 
ond absolute-value integral that is said value Xk, 
means for averaging said value Xk over a number of 
symbol intervals to produce a statistic value y, and 
means for thresholding said statistic value y at a level 
6 to produce a symbol lock decision when said 
statistic value y exceeds said level 6. 
said second integral of each of said 40 
50 
55 
incoming signal to form in sequence pairs of nono- * * * * *  
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